



VHDL Programming and its applicability in RTL Design

DATE: 03/10/2022

Event Coordinator(s)
1. Prof. Tejal Deshpande

Date, Time & Place:
3rd October, 2022
11:00 am to 1:00 pm
Xavier Institute of Engineering

Department:
EXTC

No of participants: 65

Details of Resource Person:

Prof. Mrugendra Vasmatkar

Assistant professor at VES Institute of Technology

Description of EVENT:



The event started at 11 am with a short introduction highlighting the education and notable work done by the speaker. The speaker initiated the session by giving a brief about VHDL Programming and discussed about the concepts about Combinational and Sequential Logic Design and then threw limelight upon RTL Design and how it captures detail using HLSM and then convert it into the circuit consisting of controller connected with datapaths. HLSM was then introduced which stands for High Level State Machine and explained the same using the soda dispenser example. Finite State Machines (FSM) were then introduced wherein the speaker discussed about it returning only output of one bit and having no storage. Then the speaker spoke about the conventions for HLSM and FSM where he added that each operation is implicitly ANDed with the rising clock. The speaker also discussed all the steps of the Data dominated RTL design for an FIR Filter. After giving a vote of thanks a feedback form based on the entire session was circulated and a quiz was shared on the concepts the speaker taught. All in all the session was a wonderful experience.

Conclusion of the session:

The students got to learn a lot about VHDL Programming and RTL Design and its scope in the current industry.

Tejal Deshpande
Faculty Incharge
(Tejal Deshpande)

ML
H.O.D EXTC



Mumbai, Maharashtra, India

Xavier Institute of Engineering, 2RWR+3PJ, Mahim Causeway, Opp

Raheja Hospital, Mahim, Mumbai, Maharashtra 400016, India

Lat 19.045415°

Long 72.841944°

03/10/22 11:24 AM GMT +05:30



Mumbai, Maharashtra, India


Xavier Institute of Engineering, 2RWR+3PJ, Mahim Causeway, Opp

Raheja Hospital, Mahim, Mumbai, Maharashtra 400016, India

Lat 19.045415°

Long 72.841944°

03/10/22 11:53 AM GMT +05:30



Mumbai, Maharashtra, India


Xavier Institute of Engineering, 2RWR+3PJ, Mahim Causeway, Opp
Raheja Hospital, Mahim, Mumbai, Maharashtra 400016, India

Lat 19.045415°

Long 72.841944°

03/10/22 12:12 PM GMT +05:30

Google



Mumbai, Maharashtra, India

Xavier Institute of Engineering, 2RWR+3PJ, Mahim Causeway, Opp
Raheja Hospital, Mahim, Mumbai, Maharashtra 400016, India

Lat 19.045415°

Long 72.841944°

03/10/22 12:23 PM GMT +05:30

Google

Feedback

<https://forms.gle/QFtDSbgb2uY4hdq9>

More sessions
Great experience.
We would like to work on the VHDL projects
The session was very helpful for us and sir also told us future scope in vlsi
Should conduct such sessions more in future.
Need more such events
All over session was good
Very good keep it up
Good
None
More such sessions would help a lot
More such sessions
It was a great session
No
Need more such subject related guest lectures

Session was really Informative for us.

No comments

It was good and interesting

No

Would like to attend more such interesting sessions in future.

No suggestions

Session was good

Impact Analysis

Pre Session MCQ Test


Insights

Average
6.45 / 15 points

Median
7 / 15 points

Range
2 - 13 points

Total points distribution



Post Session MCQ Test

 Insights

Average
7.89 / 15 points

Median
8 / 15 points

Range
2 - 13 points

Total points distribution

